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Abstract—In this paper, the Maximal Size Matching with
Permanent Selection (MSMPS) scheduling algorithm and its
performance evaluation, under different traffic models, are
described. In this article, computer simulation results un-
der nonuniformly, diagonally and lin-diagonally distributed
traffic models are presented. The simulations was performed
for different switch sizes: 4×4, 8×8 and 16×16. Results for
MSMPS algorithm and for other algorithms well known in the
literature are discussed. All results are presented for 16×16
switch size but simulation results are representative for other
switch sizes. Mean Time Delay and efficiency were com-
pared and considered. It is shown that our algorithm achieve
similar performance results like another algorithms, but it
does not need any additional calculations. This information
causes that MSMPS algorithm can be easily implemented in
hardware.
Keywords—connection pattern, diagonally distributed traffic,
lin-diagonally distributed traffic, MQL matrix, non-uniformly
distributed traffic, switching fabric.
1. Introduction
Several well known scheduling algorithms have been pro-
posed in the literature [1]–[6]. All these algorithms, which
are responsible for conﬁguration of a switching fabric, are
very sophisticated and they achieve a good eﬃciency and
short time delay. During designing of a new algorithm,
a theoretical approach is applied. It means that design-
ers do not pay attention to algorithm implementation con-
straints. Most of well known algorithms, which achieve
the good performance results, are very diﬃcult for im-
plementation in the real switching fabric hardware. This
is due to very complicated calculations which must be per-
formed during algorithms work. The high calculations com-
plexity makes this algorithms impractical. Instead, most of
the new generation switches and routers use much simpler
scheduling algorithms to control and conﬁgure switching
fabric. One of this kind of algorithms is MSMPS [7], which
achieve the similar performance results like the rest of al-
gorithms but does not need to perform a lot of complicated
calculation.
Other important fact, which inﬂuence on switches and
routers performance, is switching fabric buﬀers architec-
ture. In our research we study a switching fabric with
VOQ (Virtual Output Queue) system [6], [8]. This buﬀer-
ing system has been proposed to solve a HOL (Head of
Line) eﬀect. In VOQ system each switching fabric input
has a separate queue for a packet directed to particular out-
put of a switching fabric. Using this kind of architecture,
its performance depends only on a good scheduling algo-
rithm. Algorithm should be very fast, achieve the good
results (high eﬃciency and short time delay) and be easy
to implement in hardware.
Before each packet will be send through the switch, it
should be decided which packet, from which VOQ will
be chosen. This decision is taken in each time slot – the
basic unit of time in simulation environment. To solve this
problem in hardware, a few scheduling mechanisms are
used. There are three basic methods: random selection,
ﬁrst in ﬁrst out (FIFO) and round-robin. In the presented
architecture centralized scheduling mechanism is used. In
this mechanism all decisions considering setting up connec-
tions between switching fabric inputs and outputs (connec-
tion patterns) are made by algorithm or driver implemented
in a separated control module. Driver can control some
connected switching fabrics located in diﬀerent equipments
(i.e., routers). Such solution can be used in the new gener-
ation networks for example in Software Deﬁned Networks
(SDN) [9]. Routers are responsible for direct packets in
data paths but high level decisions (routing) are moved to
separate module or device which is located out of routers.
Routing decisions are sent to routers to execute suitable
connection patterns in each switching fabric of each router.
Centralized scheduling mechanism has a huge advantage
over traditional scheduling mechanism. In todays network
nodes, where 10 Gbit/s ports are used, each time slot is
equivalent to the 50 ns. This time in not enough to realize
traditional scheduling mechanism, which based on sending
control signal. This signal consists of three parts: demand,
conﬁrmation and acceptance. Nowadays, all algorithms are
designed in such a way, that the number of control signals
is minimized. The best solution is sending only one sig-
nal between control module and switching fabric. All this
things are fulﬁlled by MSMPS algorithm.
This paper is organized as follows. In Section 2, the switch
architecture is discussed. In Section 3 of this article, all
simulation parameters are explained. In Section 4 traﬃc
distribution models which are used in our research, are de-
scribed. Then in Section 5 computer simulation results
under diﬀerent traﬃc patterns are shown. Results achieved
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for MSMPS algorithm, are compared with another algo-
rithms well known in the literature. In Section 6, same
conclusion are given.
2. Switch Architecture
The general VOQ switch architecture is presented in
Fig. 1 [10].
Fig. 1. General VOQ switch architecture.
In our research we use switching fabric with input queuing
system (Input Queued switches), where buﬀers are placed at
the inputs. Each input has separated queue which is divided
into N independent VOQs. The total number of virtual
queues depends on the number of inputs and outputs. It
was assumed that in presented switch, the number of inputs
and outputs is equal and in general case is N. Based on this
assumption, total number of VOQs in switching fabric, with
N number of inputs/outputs, is equal to N2. Additionally,
each virtual queue is denoted by VOQ (i, j), where i is the
input port number and j is the output port number. It can
be assumed that: 0≤ i≤ N−1 and 0≤ j ≤ N−1.
Between inputs and outputs modules, the switching fabric
is placed. In the switching fabric, there are electrical or
optical equipments which have to be properly conﬁgured
when all connections between inputs and outputs are estab-
lished. Implemented algorithm is responsible for a proper
conﬁguration of mentioned equipments.
The most important module, in presented symmetrical
switch, is scheduling system module. This is a module,
where algorithms are implemented. In the scheduling mod-
ule all information about queues conditions are stored. It
means that scheduling system has knowledge about num-
bers of packets waiting in all queues, to be send through
the switch. This information is necessary to make a right
decision by MSMPS algorithm about connection pattern in
the switching fabric.
3. Algorithm Description
MSMPS algorithm is based on permanent connections pat-
tern between inputs and outputs. For example, from Fig. 2,
connection pattern for 4×4 switch can be observed.
Fig. 2. Connection pattern for 4×4 switch.
Permanent connections pattern provides fair access to the
each output. It means that all outputs in switch are treated
equally. As mentioned before, scheduling module has infor-
mation about VOQ conditions. This information is stored
in MQL matrix (Matrix of Queue Lengths). This kind
of matrix was the easiest way to store this information.
Figure 3 shows MQL matrix for 4×4 switch.
Fig. 3. MQL matrix for 4×4 switch.
Information is updated in each time slot. Each cell (one
position in matrix) in matrix MQL and each VOQ has
unique address. This correlation allows attribute one cell
to one VOQ. For example cell [0;0] corresponds to
the VOQ (0,0). In cell [0;0] information about number of
packets waiting in VOQ (0,0) are stored. If there is no
packets in VOQ, suitable position in matrix is ﬁlled by 0.
It can be seen from Fig. 3 can be observed that matrix has
N rows and N columns. It corresponds to the 4×4 switch,
which is presented in our example. Based on perma-
nent connections and information, stored in MQL matrix,
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MSMPS algorithm makes decisions about connections to
be set up in switching fabric. The main purpose is to avoid
empty connections. Empty connection means that there is
no packets to be send from an input to an output. Algo-
rithm gives priority to the most ﬁlled VOQs. More details
about MSMPS algorithm can be found in [7].
4. Simulation Conditions
In this paper, performance results for some scheduling al-
gorithms, well known in the literature, and for MSMPS
algorithm are presented. All graphs are plotted as the re-
sults of computer simulations. Packets are incoming at the
inputs according to Bernoulli arrival model [11], [12]. Un-
der this model, only one packet can arrive at the input in
each time slot (basic of time unit). It was assumed that one
packet may occupy only one time slot. In Bernoulli model,
probability that packet will arrive at the input is equal to p,
where:
p ε(0 < p≤ 1) . (1)
Simulation results are presented as a mean value of ten
independent simulation runs. Number of iteration in one
simulation run is equal to 500,000, where the ﬁrst 30,000
steps are reserved for obtaining convergence in the simula-
tion environment. It was assumed also that our switching
fabric is strict sense nonblocking. It means that there is al-
ways possible to establish connection between each suitable
and idle input and suitable and idle output of the switch-
ing fabric. Performance results consider the eﬃciency and
Mean Time Delay parameters.
Eﬃciency is parameter which was calculated according to
Eq. (2). Numerator is the number of packets passed in n-th
time slots through the switching fabric. Denominator is the
number of packets which have arrived to the switch buﬀers










n – time slot number,
an – number of packets passed in n time slot through
the switching fabric,
bn – number of packets which can be send through the
switching fabric in n time slot.
Mean Time Delay (MTD) is calculated according to Eq. (3).
Numerator is a sum of diﬀerence between time when
a packet is transferred by the switch and the time when
the packet has arrived to the buﬀer system. Denomina-











MT D – Mean Time Delay,
n – time slots number,
tin – time when a packet arrived to the VOQ,
tout – time when the same packet is transferred by
the switching fabric,
k – number of packets.
Three distributed traﬃc models were taken into account in
this paper. Each of this model determines the probabil-
ity that packet which appear at the input, will be directed
to the certain output. These considered traﬃc models are
described in following subsections.
4.1. Non-uniformly Distributed Traffic
The probability of the packet arriving at the input i, directed
to the output j is presented in Table 1. For readability,
table shows traﬃc distribution in 4×4 switch. Analogous
traﬃc distribution is used for other switch sizes: 8×8 and
16×16. It can be observed from Table 1 that in this type
of traﬃc model, some outputs have higher probability of
being selected [13]. This probability can be deﬁned as: pi j






for i = j,
1
2(N−1)
for i 6= j.
, (4)
where:
N – number of switch inputs/outputs.
Table 1
Non-uniformly distributed traﬃc in 4×4 switch
with VOQ





























4.2. Diagonally Distributed Traffic
In this type of distribution model, the traﬃc is concentrated
in two diagonals of the table (traﬃc matrix). The proba-
bility that packet is appeared at the suitable input i and it
will be directed to the output j is equal to pi j = 12 . Prob-
ability for the rest of inputs (not placed in two diagonals)
is pi j = 0 [12], [14]–[16]. From Table 2 it can be observed
that input i has packets only for output i and for output
((i + (N-1)) mod N).
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Table 2
Diagonally distributed traﬃc in 4×4 switch with VOQ
Output 0 Output 1 Output 2 Output 2






Input 2 0 12
1
2 0
Input 3 0 0 12
1
2
4.3. Lin-diagonally Distributed Traffic
Lin-diagonally distributed model is a modiﬁcation of
diagonally distributed model. Considered lin-diagonally
model and its probabilities are presented in Table 3. It
can be seen from this table that a load decrease lin-
early from one diagonal to the other. In general case,






with d = 0, . . . ,N−1, then pi j = pd if j = (i+ d) mod N,
and where:
pd – probability of packet arriving in lin-diagonally
distributed traﬃc,
p – probability of packet arriving in Bernoulli,
process,
N – number of switch inputs/outputs,
d – output number.
Table 3
Lin-diagonally distributed traﬃc in 4×4 switch with VOQ





























5. Simulation Results Analysis
In this section performance of the MSMPS algorithm will
be compared with another algorithms for VOQ switches.
Up today, several scheduling algorithms are presented in
the literature [1]–[6]. It was compared and analyzed results
for: iSLIP which was presented in [1], Maximal Match-
ing with Round-Robin Selection (MMRRS) [2], [3], [4],
Hierarchical Round-Robin Matching (HRRM) [5] and Par-
allel Iterative Matching (PIM) [6].
The eﬃciency is plotted in Figs. 4, 5 and 6. This pa-
rameter was calculated according to Eq. 2. Similarly as
Fig. 4. The eﬃciency for Bernoulli arrivals with nonuniformly
distributed traﬃc in 16×16 switches.
Fig. 5. The eﬃciency for Bernoulli arrivals with lin-diagonally
distributed traﬃc in 16×16 switches.
Fig. 6. The eﬃciency for Bernoulli arrivals with diagonally
distributed traﬃc in 16×16 switches.
for MTD, results only for 16×16 switch size are presented.
From Figs. 4 and 5 it can be observed that for low traﬃc
load (between 10 – 20%) our algorithm achieve the worst
results compared to other algorithms. Conducted simula-
tions conﬁrm, that MSMPS algorithm can not cope with
low traﬃc load for diﬀerent traﬃc models. The reason is
that our algorithm focused very much on access alignment
for all outputs, instead of avoiding of empty connections.
Connections where no packets are to be send through the
switch [7]. Above 20% load, eﬃciency of MSMPS algo-
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rithm increases and reaches mean value about 0.95 with
growing tendency. Diﬀerent phenomena can be observed
for other algorithms. All of them maintain eﬃciency on
a high level about 1. But above 60% load, PIM and iSLIP
rapidly decreases with nonuniformly and lin-diagonally dis-
tributed traﬃc. Only MMRRS maintain eﬃciency about 1
for both mentioned traﬃc distributions. It looks diﬀerent
with diagonally distributed traﬃc. Eﬃciency for MSMPS
algorithm systematically decreases for over 40% load, eﬃ-
ciency is under 0.9. This type of distribution caused that
Fig. 7. The MTD for Bernoulli arrivals with nonuniformly dis-
tributed traﬃc in 16×16 switches.
Fig. 8. The MTD for Bernoulli arrivals with lin-diagonally dis-
tributed traﬃc in 16×16 switches.
Fig. 9. The MTD for Bernoulli arrivals with diagonally dis-
tributed traﬃc in 16×16 switches
packets are concentrated in two diagonals of the traﬃc
matrix (Table 2). For this traﬃc model our algorithm
achieve the worst results.
The MTD is a function of traﬃc load and is plotted in
Figs. 7, 8 and 9. MTD is measured in time slots, where
one slot is the basic of time unit in presented system. Com-
puter simulations were performed for diﬀerent switch sizes.
Only the results for 16×16 switch size are shown. The au-
thors assume that the input buﬀers are inﬁnitely long, and
have presented results for Bernoulli arrivals with diﬀerent
distribution traﬃc. From Fig. 7 it can be seen that for
nonuniformly distributed traﬃc MSMPS algorithm achieve
the best results (the lowest MTD) compared to other algo-
rithms. Up to 75% load, only HRRM algorithm achieve
similar results. The highest MTD, for this type of distri-
bution, has reached MMRRS algorithm. For 10% load,
MMRRS algorithm has already achieved 4 cells delay,
when the rest of algorithms reached results close to 0.
Very similar results are achieved by all algorithms with
lin-diagonally distribution traﬃc – Fig. 8. MSMPS algo-
rithm achieve almost the same results like for nonuniformly
distribution. The same situation can be observed with
MMRRS algorithm. Interesting situation occurred above
60% load, when MTD for PIM and iSLIP algorithm rapidly
increase. It can be caused by arbiters synchronization
problem. From the Fig. 9, with results for diagonal dis-
tribution traﬃc, it can be seen that MTD for our algorithm
rapidly increased. This is due to our algorithm based on
permanent connection patterns and for high load some out-
puts are blocked. According to this fact, to much empty
connections are established. This eﬀect can be eliminated
by set up connections (between inputs and outputs) for
more than one time slot. Acceptable results are reached by
MMRRS algorithm which behave extremely well for diag-
onal distribution traﬃc.
6. Conclusions and Future Work
In this paper, performance results for MSMPS scheduling
algorithm for VOQ switches under diﬀerent traﬃc patterns
were shown and described. Its performance conﬁrms that
MSMPS algorithm can be used in practice. This algorithm
achieved high eﬃciency and in the same time low latency is
provided. In the next studies, implementation of MSMPS
algorithm in separate chips or in the switching fabric equip-
ment will be discussed. Our algorithm works in simply way
and there is no additional calculation needed. MSMPS al-
gorithm can be also modiﬁed to support diﬀerent traﬃc
priorities and switch architectures.
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